Assembly Syntax sdiv regrs1, reg_or_imm, regrd
Operation Signed division. Concatenates %y register with low 32 bits of regrs1, performs division and writes result as 32-bit number into regrd; %y register is undefined afterwards.
Example sdiv %r1, %r2, %r3
Example sdiv %r1, -2, %r1